Regviz

NXP Semiconductors /LPC1102_04 /SYSCON /PDSLEEPCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDSLEEPCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC1102_04/SYSCON/PDSLEEPCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESERVED 0 (POWERED)BOD_PD 0RESERVED 0 (POWERED)WDTOSC_PD 0RESERVED 0RESERVED 0RESERVED 0RESERVED

BOD_PD=POWERED, WDTOSC_PD=POWERED

Description

Power-down states in Deep-sleep mode

Fields

RESERVED

Reserved. Always write these bits as 111.
BOD_PD

BOD power-down control in Deep-sleep mode, see Table 35.

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
RESERVED

Reserved. Always write these bits as 11.
WDTOSC_PD

Watchdog oscillator power control in Deep-sleep mode, see Table 35.

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
RESERVED

Reserved. Always write this bit as 1.
RESERVED

Reserved. Always write these bits as 000.
RESERVED

Reserved. Always write these bits as 11.
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data